


## Igor Arsovski

Chief Architect, Fellow

**BLO**d




## Fast Al Inference.

6x 4x

14nm vs 4nm


Faster Cheaper Energy





## Reflection.


"Please write code for {task}"














### How Did We Get Here?


End of Dennard Scaling


Single-core ILP hit a wall

**Multicore** 

Shift parallelism responsibility from hardware to software

19% of the instructions are wasted for these benchmarks on an Intel Core i7. The amount of wasted energy is greater, however, since the processor must use additional energy to restore the state when it speculates incorrectly. Measurements like these led many to conclude architects needed a differold observation, called Amdani's Law, stating that the speedup from a parallel computer is limited by the portion of a computation that is sequential. To appreciate the importance of this observation, consider Figure 5, showing how much faster an application runs with up to 64 cores compared to






grod




## LPU™ Inference Engine


Golden Age of Computer Architecture

Explosion of Domain Specific Architectures (DSA)









#### Algorithms -

Dataflow dominated

Statically predictable set of executed operations

Highly-parallel vector operations

#### Compilers

Remain a challenge

Reliant on hand-tuned libraries

Fragmented front-end ecosystem

Require iterative hardware profiling

#### Hardware

High-density compute using SIMD


Less silicon area spent on re-ordering and speculation


More memory bandwidth

**PREDICTABLE** 

UNPREDICTABLE

Groq Simplifies Compute





#### **Graphic Processor**

#### Complex


Difficult programming
Less responsiveness
Non-Deterministic execution
Higher costs

#### **LPU™** Inference Engine


#### **Simplified**

Easier compilation
Lower latency
Deterministic / Predictable execution
Massive scale

Groq Simplifies Compute



30X Less Devices



#### **Graphic Processor**

#### Complex


Difficult programming
Less responsiveness
Non-Deterministic execution
Higher costs

#### **LPU™** Inference Engine


#### **Simplified**

Easier compilation
Lower latency
Deterministic / Predictable execution
Massive scale

Groq Simplifies Compute



30X Less Devices



#### **Graphic Processor**

#### Complex


Difficult programming
Less responsiveness
Non-Deterministic execution
Higher costs

#### **LPU™** Inference Engine


#### **Simplified**

Easier compilation
Lower latency
Deterministic / Predictable execution
Massive scale

Groq Simplifies Compute



30X Less Devices



#### **Graphic Processor**


#### Complex

Difficult programming
Less responsiveness
Non-Deterministic execution
Higher costs

#### **LPU™** Inference Engine


#### **Simplified**


Easier compilation
Lower latency
Deterministic / Predictable execution
Massive scale





## GroqChip™ Building Blocks

Build different types of specialized SIMD units









# Empowering Grod TM Compiler

## Architecture Empowering Software

Software-controlled memory

No dynamic hardware caching


 Compiler aware of all data locations at any given point in time

Flat memory hierarchy (no L1, L2, L3, etc)

 Memory exposed to software as a set of physical banks that are directly addressed

Large on-chip memory capacity (220 MiB) at very high-bandwidth (80 TBps)

 Achieves high compute efficiency even at low operational intensity





## Architecture Empowering Software


Lockstep execution of Functional Units

Compiler empowered to perform cycle-accurate instruction scheduling

- Synchronous "threads"
- One instruction issued per cycle at each dispatch path

Little hardware control needed for managing instruction execution

■ < 3% area overhead for instruction dispatch logic





## Architecture Empowering Software


Simple, one-dimensional interconnect for inter-FU communication

Compiler can quickly reason about all data movement between FUs

- Eastward and westward paths made up of arrays of "stream registers"
- Stream register = one-cycle hop

No arbiters / queues = software can easily reason about exact data movement without simulation

Travel time calculation as simple as a single add/subtract



## Instruction Set

Low level,
320 element vector
ops,
explicit resource
selection

Function	Instruction	Description
ICU	NOP N Ifetch Sync Notify Config Repeat n,d	No-operation, can be repeated N times to delay by N cycles Fetch instructions from streams or local memory Parks at the head of the instruction dispatch queue to await barrier notification Releases the pending barrier operations causing instruction flow to resume Configure low-power mode Repeat the previous instruction n times, with d cycles between iterations
МЕМ	Read a,s Write a,s Gather s, map Scatter s, map Countdown d Step a Iterations n	Load vector at address a onto stream s Store stream s register contents into main memory address a Indirectly read addresses pointed to by map putting onto stream s Indirectly store stream s into address in the map stream Set the delay d in cycles between loop iterations Set the stride a between subsequent generated memory addresses Set the loop bounds for address generation
VXM	unary operation binary operation type conversions ReLU TanH Exp RSqrt	z=op x point-wise operation on 1 operand, x, producing 1 result, z (eg. mask, negate) z=x op y point-wise operations with 2 operands x and y producing 1 result, (e.g. add, mul, sub) Converting fixed point to floating point, and vice versa Rectified linear unit activation function $\max(0,x)$ Hyperbolic tangent - activation function exponentiation $e^{\pi}$ Reciprocal square root
МХМ	LW IW ABC ACC	Load weights (LW) from streams to weight buffer Install weights (IW) from streams or LW buffer into the 320 x 320 array Activation buffer control (ABC) to initiate and coordinate arriving activations Accumulate (ACC) either INT32 or FP32 result from MXM
SXM	Shift up/down N Permute map Distribute map Rotate stream Transpose sg16	Lane-shift streams up/down by <i>N</i> lanes  Bijective permute 320 inputs  votputs  Rearrange or replicate data within a superlane (16 lanes)  Rotate n x n input data to generate n² output streams with all possible rotations (n=3 or n=4)  Transpose 16x16 elements producing 16 output streams with rows and columns interchanged
C2C	Deskew Send Receive	Manage skew across plesiochronous links Send a 320-byte vector Receive a 320-byte vector, emplacing it in main memory

#### GroqWare<sup>™</sup> Suite Python, Custom <u> O PyTorch</u> K Keras C, C++ (future) **Applications** ONNX Groq Utils **Groq API** MLIR GrogFlow<sup>TM</sup> Groq<sup>™</sup> Compiler **Groq Assembler Grog Runtime** GroqChip™ groq

#### DIVERSE SUITE OF DEVELOPMENT TOOLS

Out-of-Box

**Groq Compiler** provides out-of-box support for standard Deep Learning models

Fine Grained Control **Groq API** provides finer grained control of GroqChip in order to support custom applications




visualization of the chip's compute and memory usage at compile time


**GroqView Profiler** provides

Productivity Tools


**GroqFlow Tool Chain** enables a single line of Pytorch or TensorFlow code to import and transform models through a fully automated tool chain to run on Groq hardware




2021




Llama3<sup>70B</sup> 10 hours In production The same day




grod




## The explosion of Domain-Specific Networks









# Conventional Network Disjoint Compute/Networking

**COMPLEX** 

Per-hop Router arbitration

(High Latency)

Hardware-based global adaptive routing

(Weak Scaling)

Congestion sensing in the network through backpressure

(Non-deterministic delay)

High network load sensitivity

### SW Controlled Network

SW Orchestrated Compute & Network

**SIMPLIFIED** 

No hardware-arbitration for dynamic contention

(Lower latency)

No hardware routing

(Massive Scale)

No congestion sensing

(Deterministic Delay)

Low network load sensitivity

groq

37



# **Traffic Nightmare**

Stop-and-go bumper-tobumper traffic gives **long travel times** and **poor gas mileage** 

The unpredictable nature leads to **poor utilization** of roads



## **A Smart City for Al**


Non-stop point-to-point transport gives the **shortest travel time** and **best gas mileage** 

Predictability means **high utilization** and no accidents **EVER** 

Nothing is left to chance

# Groq's Softwarescheduled Network.


- + RealScale™ chip-to-chip (C2C) interconnect enables synchronous communication
- + Groq network synchronizes all chips to work on the same global clock acting like a single core cluster
- + Clock drift across chips is accounted for and mitigated deterministically






# Groq's Softwarescheduled Network.

- + Each chip acts as both a processor and router
- + Compiler schedules messages as part of programs loaded onto each chip
- No adaptive routing / congestion sensing needed




# Groq's Softwarescheduled Network.

+ Software controlled networking improves efficiency to connect two nodes through both minimal and non-minimal paths




# Groq Simplifies Compute.

- + Compiler knows exact cycle data should be sent from one chip and received at another
- + Each GroqChip has access to 2TB of global memory (across 10K chips) accessible in < 3us end-to-end system latency



# Routing Tensors, Not Packets.

- + Packet format: 320-byte vector
- + Only 2.5% encoding overhead, from the header+tail flit
- + No hardware flow control, no virtual channel information, etc.
- Improves performance (bandwidth) especially at smaller message (tensor) size




# AllReduce Comparison Results.

# Comparison made with an eight GPU A100 system with NCCL


- + Only a handful of cycles to Read(vector)

  → Send(vector) enables fine-grained
  communication across the 16 directly
  connected links on each TSP
- + A100 system has approximately 3x higher network channel bandwidth
- When normalized, Groq TSP matches the bandwidth at large tensor size while significantly improving bandwidth at intermediate tensor size



# Transformer Decoder Architecture

- Transformer-based LLM inference is memory-bound
- + BLAS-2 (vector-matrix multiplies)
- + LLMs are often too large to fit in a single device's memory
- + Requires collectives (e.g. all-reduce)
- Batching improves the efficiency of Projection and FFN
- Scaling cost of self-attention and collectives



# Scaling Transformer Inference


### Tensor / Model Parallelism (TP)

### **Benefits**

- Reduces latency per token
- Increases memory capacity

### Drawbacks

- IntroducesC2C collectives
- Harder to shard evenly compared to PP



### Pipeline Parallelism (PP)

### **Benefits**

- Increases memory capacity
- Small C2C cost for pipeline transfers compared to TP collectives
- Easy to shard

### Drawbacks

No latency improvement

# Throughput/\$

tok/s/\$

=

Т

L × C × \$

T = tokens concurrently
processed by system

L = latency of system

C = chips per system

\$ = Cost per Deployed Chip

### **LPU**

### Latency (L)

High-bandwidth SRAM reduces  $L \rightarrow$  lowering the required T/C to saturate compute

### Tokens per chip (T / C)

Fill pipeline with active users (Batching and Pipelining)

Low Batching → cheaper self-attention& collectives → lower L (improving tok/s/\$)

### **Low LPU Cost per Chip Deployed**

CAPEX: Low-cost implementation in 14nm, built-in switching (no external NICs/ NVSwtiches, etc)

OPEC: SRAM power/access 20x lower than HBM

### **GPU**

### Latency (L)

Low bandwidth HBM (1/100 of SRAM) increases L → requires higher T/C to saturate compute → More Batching

### Tokens per chip (T/C)

More Batching → More expensive self-attention & collectives → even higher L (diminishing returns)

### **High GPU Cost per Chip Deployed**

CAPEX: Expencive state of art Module (HBM, CoWoS, Reticle Sized Compute Die) with 30x more devices + Additional NICs / NVSwitches, etc

OPEX: HBM power/access 20x higher than SRAM



# **Groq Enables Lowest-Latency LLM inference:**

- Chip Determinism unlocks performance and efficiency while paving the way for more compute density with 3D chip integration
- Low-diameter dragonfly network with abundant path diversity achieves better latency and peak AllReduce performance
- Synchronous global communication extends multiple GroqChips into a massive multi-chip single-core cluster
- Software Scheduled Deterministic Compute and Network uses Global time to provide efficient C2C utilization enabling massive scale

# grog What's Next.